


SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION

Patent number: JP2002091638
Publication date: 2002-03-29
Inventor: KOREEDA HIROYUKI; KUWABARA TEIJI; NONAKA NAOMICHI; NAKANE KEIICHI; TANIGUCHI SHIGEKI
Applicant: HITACHI LTD
Classification:
- international: (IPC1-7): G06F1/32; G06F1/04
- european:
Application number: JP20010221481 20010723
Priority number(s): JP20010221481 20010723

Report a data error here

Abstract of JP2002091638

PROBLEM TO BE SOLVED: To provide a power consumption reducing system capable of reducing power consumption without decelerating processing seen from a user in the state of being actually used by the user.
SOLUTION: An information processor which time-shares plural jobs 60 to assign them to an arithmetic processor one by one and which processes the jobs apparently at the same time has a means 102 for operating the arithmetic processor only in a period when a job which the arithmetic processor has to carry out exists and a period for interruption processing to the arithmetic processor.



Data supplied from the esp@cenet database - Worldwide